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Abstract 
This lecture begins with a definition of an accelerator control system, and 
then reviews the control system architectures that have been deployed at the 
larger accelerator facilities. This discussion naturally leads to identification 
of the major subsystems and their interfaces. We shall explore general 
strategies for integrating intelligent devices and signal processing 
subsystems based on gate arrays and programmable DSPs. The following 
topics will also be covered: physical packaging; timing and synchronization; 
local and global communication technologies; interfacing to machine 
protection systems; remote debugging; configuration management and 
source code control; and integration of commercial software tools. Several 
practical realizations will be presented. 
1 Accelerator control system definition 
A modern accelerator control system conveys all monitor, control, model-based, and computed data 
from all accelerator, facility, safety, and operations subsystems to accomplish supervisory control, 
automation, and operational analysis. Its scope extends from the interface of the equipment being 
controlled through to the designers and operators of the accelerator facility. It includes all hardware 
and software between these bounds, incorporating computer systems, networking, hardware interfaces, 
and programmable logic controllers [1]. It is not restricted to closed-loop control systems (a primary 
focus in this school). In fact, at some accelerator facilities, these closed-loop systems are treated as 
black boxes developed by the technical groups and interfaced to the control system. 
2 History and overview 
A global view can be presented in terms of responsiveness, and Fig. 1 depicts the broad range 
occupied by accelerator control systems. Physics-based applications and IT infrastructure typically 
reside on the left side, while the embedded DSP applications of beam instrumentation and RF systems 
reside on the right. 
 
Fig. 1: Range of responsiveness (lower graphic courtesy National Instruments) 
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The centre of activity for accelerator facilities is the control room. The photographs in Fig. 2 
present a pictorial history of this important room and hint at the evolution of the underlying 
architecture. In the first three photographs, we see the AGS control room at Brookhaven National 
Laboratory evolve from a) a terminus for analog signals to b) an upgraded room incorporating 
computing terminals and finally, after a complete remodelling, to c) a home for networked UNIX 
workstations (with some analog signals still routed to scopes and RF instruments). In the last 
photograph, Spallation Neutron Source (SNS) team members celebrate the final commissioning run in 
the SNS control room at Oak Ridge National Laboratory. Like virtually all contemporary control 
rooms, this one is a ‘glass cockpit’ consisting of flat panel displays and networked commodity PCs. 
This was almost not to be. The original plans for the SNS included one million US dollars for analog 
multiplexers and associated cabling. Ultimately, the project decided to go all digital and rely on 
waveform acquisition and digital signal processing capability built into the LLRF and beam diagnostic 
systems. 
   
  
Fig. 2: Control rooms over the years. The AGS at BNL is shown in the upper left, top right, and 
lower left (courtesy K. Zeno). The SNS control room is in the lower right (courtesy ORNL).  
To support these visible changes in the control room, the architecture and equipment in the field 
has also been upgraded over the years. Movement of digitizers and computing hardware down the 
signal processing chain from central facilities to areas closer to the signal sources can increase 
performance significantly. Performing these changes in an existing facility can also require major 
rework. The pile of discarded equipment and analog cabling shown in the left photograph of Fig. 3 
was made obsolete when, in 1982, the Fermilab Linac control system received an upgrade from 
Scientific Data Systems (SDS) Sigma 2 computers and SDS I/O gear to the networked 




Fig. 3: The Fermilab Linac control system upgrade in 1982 (courtesy M. F. Shea) 
During the 1980s, laboratories around the world performed similar upgrades, finally migrating 
to a nearly common architecture, dubbed the standard model during discussions at the 1987 Villars 
controls conference [2]. Shown during discussions at the 1993 conference in Berlin, Fig. 4 documents 
the standard model with the technologies in play at that time. Several layers are evident in this 
diagram, starting with the accelerator hardware itself, serviced by either simple or processor-based 
input/output (I/O) subsystems. On the next layer up, local stations interface to the I/O via a real-time 
fieldbus. The local stations are also known as Input/Output Controllers (IOCs) or Front-End 
Computers (FECs). The network is a central feature of the standard model and it connects the local 
stations with control room consoles and the servers that provide additional functionality at the highest 
layer. 
 
Fig. 4: The standard model of control system as presented in 1993 (courtesy M. F. Shea) 
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One popular control system toolkit is the collaboratively developed Experimental Physics and 
Industrial Control System (EPICS) [3]. A current, EPICS-based control system architecture is shown 
in Fig. 5, and even with some updates, it retains virtually all of the features of the early standard 
model. In this diagram, the layers 0 through 3 are explicitly annotated along with the functions 
provided at each layer. Commercial programmable logic controllers (PLCs) at Layer 0 serve as the I/O 
subsystems and communicate with the Layer 1 IOCs via proprietary protocols. In an EPICS system, 
the network protocol is Channel Access and the control console and higher layer servers incorporate 
Channel Access Client libraries to communicate with the IOCs [4]. Persistent storage of configuration 
information and other data is typically supported by a relational database (RDB). 
 
Fig. 5: Architecture of a modern EPICS-based control system (courtesy L. R. Dalesio) 
3 Interfaces at the lower layers 
When designing a high-functionality device such as a digital signal processing subsystem, a valuable 
exercise is to determine the system boundary and then define the interfaces at that boundary. Good, 
well-documented choices will ease system development, maintenance, and upgrades. Regarding 
obsolescence, interface standards typically outlast a device’s internal technology. The following 
functional interfaces should be considered for a typical accelerator device:  
– Backplane (Internal) 
– Network 
– Real-time data 
– Event 
– Reference clock 






– Beamline device I/O 
The first six involve communication technologies, some of which will be covered in an 
upcoming section. Utility functions include remote reset as well as health monitoring (supply currents 
and voltages, fan speed, temperature, and heartbeat). Environmental considerations include heat, 
ionizing radiation, and electromagnetic interference. Some of the listed functions can be supported by 
a single physical interface. For example, real-time data might be broadcast over the event link, or the 
device might be powered via the network interface. 
Architectural choices at Layer 1 (the IOC) will address many of these interfaces. Currently, a 
popular approach is to deploy signal processing subsystems on modules within a crate. A typical 
control system crate is depicted in Fig. 6. The crate’s backplane, along with other cards, supports the 
interfaces listed above. The system is partitioned by function (timing, multiplexed digitizer, etc.), with 
interfaces and resources potentially shared across device types (position monitor, vacuum, etc.) and 
channels. This architecture has served distributed systems for decades, through the migration from the 
I/O-oriented CAMAC [5] to the more computer-oriented buses like Multibus. Currently, VME [6] is 
the most widely specified crate standard for accelerator control systems. 
 
 
Fig. 6: Typical crate-based IOC (Courtesy L. R. Dalesio) 
A variation on the crate-based approach is the Network Attached Device (NAD) concept 
introduced in the 1990s. Figure 7 shows a rough sketch comparing the two architectures, casually 
presented by the author in a 1999 VLHC Workshop. The intent is to avoid the brittleness that can be 
introduced by unnecessarily coupling devices via shared resources. In the sketch, single points of 
failure are indicated in red. The NAD approach can provide a high availability solution for 
instrumentation systems if the facility can withstand temporary loss of a channel. However, it is not as 
helpful for applications that are inherently coupled or cannot withstand loss of an individual device. 
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 Fig. 7: Migration to Network Attached Device architecture 
As an example, several SNS beam diagnostic systems were deployed as NADs [7]. Most were 
based on a rack-mounted PC platform, although if desired, modern digital technology would now 
allow implementation on a single FPGA supported by a few additional components. Each beamline 
device — a position monitor for example — was supported by a single PC-based IOC that executed 
the signal processing software and interfaced directly to the network, the real-time data link, and the 
event link. Prior to commissioning, this allowed single-channel vertical integration from the 
electromagnetic pickup up to the EPICS channel access client. Channels were tested individually as 
they became available, and this testing was relatively immune to activities associated with other 
systems. 
4 Middleware 
Turning to the upper layers of the control system, we see increasing use of middleware. As shown in 
the module titled ‘Device Concentrator Server’ in Fig. 5, middleware lives at Layer 2 and enables 
integration of disparate protocols and technologies. This allows uniform access to multiple 
information sources such as front-end computers, on-line simulators, and databases. Additional 
functionality particular to accelerator facilities can be provided. For example, a view of the data based 
on named components and channels, although very useful during integration and debugging, can be 
transformed to a physics view that maps nicely onto the machine model. This layer can also aggregate 
requests from multiple clients and responses from Layer 1 servers. Complete middleware solutions are 
used heavily in the financial sector, but less so in accelerators. Typically, only selected accelerator 
applications employ middleware.  
Two middleware usage examples are shown in Figs. 8 and 9. With 728 distributed channels, the 
RHIC Beam Position Monitor (BPM) system [8] in Fig. 8 utilized services called managers to collect, 
correlate, log and serve the turn-by-turn waveforms and averaged orbit arrays. This simplifies 




Fig. 8: RHIC position monitor system overview showing the middleware called managers 
(courtesy T. Satogata) 
As introduced elsewhere in this course, Matlab [10] provides a rich environment for simulating 
and developing signal processing systems. At many light sources, it is also a popular toolkit for on-
line accelerator modelling and application development. Like the RHIC managers, the Matlab Middle 
Layer shown in Fig.  9 eases the development of high-level applications that must communicate with 
many device and channels [11]. 
 
Fig. 9: The Matlab middle layer commonly used in light sources (courtesy G. Portmann) 
5 Communications 
Communications is a broad topic that spans multiple functional interfaces (including backplane, 
network, real-time data, event, reference clock, and machine protection) and impacts physical 
packaging. In accelerators, signal processing devices typically move more data than SCADA-style 
devices found in other parts of the control system. Therefore, it makes sense to look at trends in other 
data-intensive systems. For example, the data acquisition systems for the large physics detectors found 
at colliders have seen the following changes in data processing and communications technology [12]: 
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– Intra-chassis standards: The end of the traditional parallel backplane bus paradigm has been 
announced annually since about 1989. However, VME and PCI are still in heavy use. New 
designs may include PCI Express, RapidIO, and ATCA. 
– Commercial networking products: During the DAQ ’94 Conference, ATM, DS-Link, 
FibreChannel, and SCI were well represented. Today, Gigabit Ethernet (1, 10, 30 GB/s) is 
universally assumed. 
– The ideal processing/memory/IO data-handling device: In the past, transputers and DSPs were 
discussed. Today:  FPGAs  integrate links, PPC cores, DSPs, and memory interfaces. 
– Point-to-point link technology: The old style was parallel copper and serial optical. The modern 
style is serial copper and parallel optics. 
For signal processing systems that function as closed-loop controllers, latency is a determining 
factor of stable loop bandwidth. Standards-based communication links can provide reasonably high 
throughput, but may contribute significantly to overall latency. Figure 10 presents a rough comparison 
of some popular standards.  
 
Fig. 10: Throughput versus latency for various communication standards (courtesy 
National Instruments) 
5.1 Communication within a chassis 
A signal processing subsystem may reside within a control system chassis at Level 1. In this case, the 
primary interface to the control system is through the backplane standard defined for that chassis type. 
Alternatively, these same standards may be employed within the subsystem itself when it is deployed 
as a network attached device. 
CAMAC — the grandaddy of modular architectures for physics experiments — defines a 
simple I/O bus for modules within a crate. Today, CAMAC is rarely specified for new designs, but it 
was commonly used in accelerator control systems and signal processing applications up until the 
1990s. As mentioned previously, VME is still a popular standard for Level 1 equipment. With its roots 
in commodity computers, PCI [13] enjoys broad commercial support and it cousin CompactPCI [14] 
has been used recently in a few control systems. For instrumentation and RF applications amenable to 
a modular solution, VXI and PXI are viable standards. VXI adds shielding, additional card sizes, 
trigger lines and other features to the base VME standard. PXI adds a smaller set of instrumentation-
specific features to CompactPCI.  
Recently, serial links have begun to displace these parallel busses. Commodity PCs now include 
PCI Express slots [15], and the Advanced Telecom Computing Architecture (ATCA) [16] specifies 
T.J. SHEA
392
only serial links for communication. Under consideration for future machines, ATCA provides 
features required to achieve an availability of ‘five nines’ (5 minutes of downtime per year). Modules 
within an ATCA chassis are essentially network attached devices that communicate via redundant, 
switched serial links. Table 1 presents a quantitative feature comparison of VME, PCI, and ATCA. 
Table 1: A comparison of VME, PCI, and ATCA (adapted from P. Le Dû) 
Parameter ATCA PCI VME 
Board area (square cm) 995 316 373 
Max. power (watts) 200 25 30 
Max. I/O bandwidth (Gb/s) 20 4.3 2.4 
Panel size, height, width (cm) 30, 2 8, 1.2 21.5, 2 
Component height (mm) 21.33 14.48 13.72 
 
Two serial links from the PC platform have also found their way into accelerator devices both 
within the chassis and for short runs between chassis. These are IEEE1394 and more recently, USB. In 
the 1990s, switched Ethernet was still too expensive to support the RHIC BPM application, so 
IEEE1394 was selected. Today, a similar system would probably employ Ethernet. Industrial cameras 
are making a similar transition, from IEEE1394 to Gigabit Ethernet (although the highest-performance 
imaging applications still specify Cameralink). USB has become popular as a local communication 
interface in some signal processing devices, complementing the ubiquitous JTAG port. In particular, 
the higher speed of USB2 makes it suitable for transferring larger waveforms and configuration files. 
Inexpensive commercial USB-based devices are increasingly used for slow monitoring and control 
within a chassis. In an important development for integration, modern gate arrays can now directly 
support PCI, PCIe and most of these serial standards. 
5.2 Networking 
Virtually all networked control systems are now based on Ethernet. When communication over a 
distance is required in a signal processing system, the designer should first consider using the network 
and protocols native to the control system. Switches allow isolation of this traffic on a virtual LAN if 
necessary. This communication could occur directly between Layer 1 devices, or it could use a Layer 
2 service as a message broker. If Ethernet cannot provide the required throughput (unlikely) or 
guaranteed latency (more likely), then other dedicated links might prove applicable. 
Network protocols defined by control systems typically rely on the User Datagram Protocol 
(UDP) [17] and/or the Transmission Control Protocol (TCP) [18]. For example, EPICS Channel 
Access utilizes TCP connections to send process data between clients and servers. Some more recent 
real-time streaming protocols provide features that could be useful for large-scale, distributed signal 
processing, but beyond a few video applications, these protocols are not yet widely used in control 
systems. 
TCP assures reliable data delivery, but gives up deterministic low-latency capability. Although 
this is an acceptable tradeoff for many applications, any distributed signal processing system that 
offers closed-loop control must treat late data (even if reliably delivered) as bad data. On a tightly 
managed network, UDP can provide adequate reliability and latency for many of these systems. 
Therefore, it is worth while to explore it in more detail. 
The simple structure of a UDP packet is depicted in Fig. 11. Most of the header is dedicated to 
hardware addressing (the globally unique source and destination MAC addresses) and the IP header, 
which contains the source and destination IP addresses. These IP addresses can be directly converted 
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to the common numerical ‘dot’ notation (192.168.0.55 for example). Network switches use this 
address information to route the packet from the sender to the correct recipient. Options are also 
available to support broadcasts and multicasts. The UDP header also includes port numbers that allow 
network nodes to keep track of packets after reception. 
 
Fig. 11: Structure of a UDP packet (courtesy L. Doolittle) 
To measure real-world latency, the SNS Data Acquisition Group performed tests using 
commercial hardware. The test setup is shown in Fig. 12. Round trip latency was measured between 
user mode processes running on two Windows PCs. For the initial test, the PCs were 2002 vintage 
machines running Windows 2000 and were connected directly with no network switch. Round trip 
latency from UDP Send to Response received was 300 microseconds as measured by a high-resolution 
timer. For another test, 2005 vintage PCs running Windows XP were connected with a Gigabit 
Ethernet switch. Results are shown in Figs. 13 and 14. 
 
Fig. 12: Test setup for measuring round trip latency of UDP based communications 
(courtesy R. Riedel) 
 
Fig. 13: Distribution of round trip latency measurements, showing jitter added (in 




Fig. 14: Plot of round trip latency (microseconds) versus packet size (bytes) (courtesy R. Riedel) 
Based on these results, the Data Acquisition Group decided to receive data from the 
accelerator’s event link and the real-time data link and rebroadcast it as UDP packets. These packets 
are broadcast from a master and received by all neutron instruments between each 60 Hz beam pulse. 
At many facilities, the SNS accelerator included, the real-time data link is implemented with custom 
network hardware and protocols. For systems with moderate requirements, UDP transmissions on a 
well-managed Ethernet network can also work. 
For another application example, consider the ALS orbit feedback system [19]. The design 
avoids the use of custom hardware and protocols by relying on a commercial RTOS, 100baseT 
Ethernet switches, and messages carried in UDP transmissions. Currently, the update rate is 1.1 kHz, 
but it is expected that a 5 kHz rate could be achieved with 1000baseT network hardware. At the 
current rate, latency and jitter have not impacted closed-loop performance. 
All of the latency and jitter caused by the processor and operating system can be avoided by 
implementing the UDP protocol directly within an FPGA. This approach might be considered when 
low latency is required while retaining standard internet protocols. 
In very high performance systems, particularly when very low latency must be maintained, 
standard Ethernet hardware may not be suitable and a custom or proprietary solution may be helpful. 
One option is reflective memory. This is also known as replicated memory and is available for all 
popular parallel busses. Each participant in the reflective memory network has a reflective memory 
module that can be written and read as simple memory. Anything written to a particular address in one 
reflective memory module is written over the network to the same address in the other modules. The 
APS orbit feedback system [20] utilized reflective memory in the topology illustrated in Fig. 15. For 
22 nodes and 1200 metres of fibre, the calculated loop settling time is 21.4 microseconds and the 
transfer rate is 29.5 Mbytes/s. Within the nodes, using dedicated DSP boards minimizes additional 
latency. 
Commercial reflective memory is now giving way to a more integrated approach that takes 
advantage of serial I/O available on FPGAs. Higher end FPGAs now come with several multi-
gigabit/s serial interfaces. While offering high performance, these links also offer flexibility in two 
ways. First, the protocol is determined at configuration time and can be changed after the hardware is 
constructed and installed. Second, the physical interface external to the chassis can also remain 
reconfigurable by use of the Small Form Factor (SFP) or the newer XFP modules. Commercial 
modules are available to support various optical or copper links up to 10 Gb/s and can be installed in 




Fig. 15: Reflective memory for the APS orbit feedback system (courtesy F. Lenkszus) 
5.3 Timing systems 
In the context of an accelerator control system, a timing system synchronizes actions of distributed 
devices and supports acquisition of correlated data from distributed measurement systems. It is 
typically implemented as an event link that broadcasts event codes from a central master to receivers 
located in or near the devices. Optionally, the term ‘timing system’ might also refer to real-time data 
links and RF references. This section will primarily focus on event links. 
Referring to Fig. 16, the event generator may send a particular event code in response to a 
hardware trigger, an entry in a clocked buffer, or a software sequencer’s write to a register. For large 
facilities, a hierarchy of fanouts may be required to broadcast the events to all receivers. Upon receipt 
of an event code, a receiver typically generates a bus interrupt or an output pulse of predetermined 
delay and width. The received event code can be buffered in a register so that software can respond to 
a particular code. 
 
Fig. 16: Event system diagram (courtesy T. Korhonen) 
The SNS timeline in Fig. 17 illustrates the flavour of the event types that are broadcast on a 
pulsed machine’s timing system. Each event is a unique 8-bit code that is serialized and broadcast to 
all receivers by the timing master. Cycle Start signifies the start of a new event sequence for a 
particular beam pulse. After Cycle Start, a predetermined sequence of events (annotated in yellow) 
triggers the behaviour of all equipment during that pulse, determining, for example, whether beam is 
on or off, and what beam measurements are stored. This pattern repeats at the beam pulse repetition 
rate of 60 Hz. The response to these events is determined by configuration of the individual receivers 
and their associated systems. It is important to note that there are very few surprises and this 
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configuration can be essentially static. Events-related Machine Protect System (MPS) trips are 
virtually the only events not predetermined prior to the pulse. For intelligent subsystems such as signal 
processing systems, calculations and general behaviour may require additional data associated with 
each pulse and this is sent as 24-bit words on a separate link called the Real-Time Data Link (RTDL). 
The most important piece of data carried by this link is the global timestamp that is used to correlate 
data from widely dispersed systems. 
 
Fig. 17: SNS timeline for one pulse (courtesy C. Sibley) 
Traditionally, timing system receivers have been packaged as general-purpose modules that 
include multiple pulse generators, clock outputs, and a bus interface. The designer of a signal 
processing system would integrate this module with external cabling, in some instances without tightly 
integrating the timing system support software. As an example of the logic required for a receiver, 
Fig. 18 shows a design that has been used for over two decades at FNAL and BNL. Clearly, devices 
that utilize a gate array can easily incorporate a full receiver directly into each device. This approach 
was taken in the RHIC BPM system and is particularly helpful when following the network attached 
device architecture. More recently, event systems have been deployed using standard physical layers 
such as gigabit Ethernet, therefore allowing the link to be supported by an FPGA’s serial ports and an 
SFP module. 
 
Fig. 18: Schematic of simple event receiver (courtesy J. Mead) 
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Event systems are critical for facilities that support multimode operation. This is also known as 
multi-user operation, Pulse-to-Pulse Modulation (PPM) or multi-flavoured operation. Based on receipt 
of a particular event, a beam-generating device may change a certain beam parameter, a LLRF device 
may use a certain feedforward table, or an instrument may update certain measurement results. 
Complex hadron facilities at Fermilab, CERN, BNL, and others make extensive use of this 
functionality. 
5.4 Machine protection 
A machine protection system is a global facility that protects the accelerator’s equipment from damage 
[21]. It includes a global link that carries an indication of an off-normal condition to critical devices 
that shut down beam generators or other equipment. It is does not directly protect personnel from 
harm. Therefore, while the machine protection system itself and the equipment that interfaces to it 
should meet high quality standards, it typically does not require the formal qualifications of a 
Personnel Protection System (PPS). Intelligent subsystems may interact with the machine protection 
system in two general ways: 
1.  A subsystem may drive an MPS input. For example, a DSP in a closed-loop system may detect 
loss of control, or a differential current measurement system may detect high beam loss. 
2.  A subsystem may respond to an MPS trip. If it is part of a critical device, the subsystem would 
be connected directly to an MPS receiver and in response to the trip, would shut down beam or 
it’s associated equipment. Otherwise, the subsystem would receive an indication of the trip via 
the event or real-time data link and respond by, for example, freezing circular buffers containing 
post mortem data [22]. 
Systems that drive MPS inputs incorporate circuitry similar to that shown in Fig. 19. This 
copper interface includes a loopback to determine cable integrity. Although simple and robust, 
interfaces like this are not standardized and are not available on commercial equipment. Alternatively, 
optical interfaces could be employed to increase noise immunity and even take advantage of standard 
modules like SFP that are showing up on high-performance commercial devices. 
 
 
Fig. 19: Typical MPS interface (courtesy A. Jones) 
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6 Utility functions 
6.1 Housekeeping 
Several housekeeping functions are useful for remote devices. These include monitoring functions (fan 
speed, power supply voltages and current, temperature, and heartbeat), and remote control (power and 
reset). The temperature monitor could be used for two purposes: for fault monitoring (i.e. clogged air 
filter), or for correction of thermal effects (i.e. preamp offset drift). 
A heartbeat is useful for assuring that an intelligent system is still alive. This could be as simple 
as a process variable that is updated periodically. The control system’s alarm handler may monitor the 
heartbeat and inform operators when a system needs attention. Alternatively, a local watchdog timer 
may be used to automatically reset the system upon heartbeat loss. 
Remote power control and remote reset are useful in larger facilities or when equipment is 
located in areas with personnel access restrictions. The extreme case is equipment in the accelerator 
enclosure. These devices may receive radiation exposure that causes single-event upsets without 
permanent damage, but still require a reset to return to a known state. 
6.2 Remote reconfiguration 
When remote reconfiguration is desired, the following techniques are commonly implemented to 
avoid sending the ‘turn antenna away from earth’ command. 
–  Protected boot memory containing communication code 
– Permanent communication subsystem (tiny IOC on a card, hard core on FPGA, etc.) 
– Out of band communication as an option — but may add interconnect or cable in some cases 
To illustrate one safe reconfiguration technique, consider the simple diagram in Fig. 20, 
depicting various states of the RHIC BPM software. On a power cycle, the system (a Layer 0 device) 
enters boot mode, in which a fixed-point DSP boots from a special partition in the local flash memory, 
and then — from another special partition — loads the gate array configuration file which enables 
communication with the IOC (a Layer 1 device). The DSP then loads the debug code. In this state 
(Debug Mode in the figure), applications at Layer 2 and above can now communicate with the BPM 
electronics and command it to enter any of several measurement and calibration modes. The Debug 
Mode also supports a download of new firmware followed by reprogramming of the flash memory. 
During this process, the special partitions that support boot and debug modes are left unchanged. This 
assures that in the case of problems with the new firmware, higher layers of the control system can 
always re-establish communications with the device by commanding the remote power system to 
cycle power. After the device resets, boots, and again enters the debug mode, a previous, known-
working version of the firmware can be written to flash. Communication with the remote power 
system occurs over a physically distinct link that does not rely on the BPM device. 
 
Fig. 20: Operating modes of the RHIC BPM electronics (courtesy J. Mead) 
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7 Physical packaging 
Although physical packaging is not the most glamorous aspect of system development, it can directly 








– Mean time to replace 
Field replaceable units can be modular (like VME cards), self-contained (rackmount, wall 
mount), or integrated (i.e. embedded within power supply). 
Examples of modular packaging standards include the previously mentioned bus standards: 
VME, PC chassis, CompactPCI, VXI, PXI and ATCA. The broad feature set of the ATCA standard is 
illustrated by Fig. 21 [23]. 
  
 
Fig. 21: ACTA standard showing: modules with mezzanine cards (upper), crate front (left), and 
crate back (right) 
If a signal processing subsystem communicates with the rest of the control system via a serial 
link, self-contained packaging may make sense. One advantage of this approach is that the enclosure 
may be sized to directly receive long-haul cabling and avoid the separate patch panels that commonly 
accompany modular crates. However, the designer must contend with several packaging issues such as 
power and cooling that are engineered into the modular standards. 
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8 Source code control 
A source code control system serves as a central repository, enabling version control, and allowing 
multiple developers to coordinate their efforts. For example, a bug fix written on a laptop may be 
merged into the copy on the main development machine, or after a bug fix produces even worse 
results (usually on Friday afternoon), a system’s software can be rolled back to a previous known-
working version. 
Within the accelerator community, one of the most popular source code control systems is the 
Concurrent Versions System (CVS). It is open-source software available for virtually every operating 
system. At EPICS-based facilities like SNS, it is a repository for the following text file types: 
– Plain ASCII or LaTeX documents 
– EPICS Sequencer and Database sources 
– C/C++ 
– Verilog/VHDL 
– Front-end computer configuration files 
For binary files, only date and comments are available, and no comparisons are possible within 
the files. At a facility like SNS, other techniques are used to manage binary source files like 
LabVIEW, but it has been convenient to store binary FPGA configuration files in the CVS repository. 
Other systems are available, including subversion, another open-source tool that is becoming 
more popular. Several commercial systems are also available and in use at accelerator laboratories. 
9 Configuration management 
During system design and development, versioning can be managed with the source code control 
systems described in the previous section. As devices move to the field and become operational, a 
more global solution is indicated. A good configuration management strategy is to employ a single 
entry system with all configuration data stored in a relational database. Configuration files are then 
generated from that data so that all updates to files result from changes to records in the database. As 
an example, Fig. 22 shows the schema (tables and relationships between them) of the SNS device 
database. As shown in the figure, information in these tables can be extracted in a useful report format 
by triggering a stored procedure of SQL statements. IOC applications also have direct access to the 
database via standard web services. Beyond the data required to produce these files, the database can 
store a variety of information that is useful during operations. For example, a table could catalogue 
sources of power for all devices. When a power panel is taken down during scheduled outage, all 
device owners could be informed in advance. 
In the SNS, one of the signal processing systems with a large channel count is the linac LLRF 
system. The linac includes almost 100 LLRF systems, handled by about 50 IOCs. Although the 
systems control several types of warm and super-conducting cavities, they rely upon a single source 
base, with the differences handled by configuration setting. Scripts use this configuration data to 
generate the start-up files and overview displays. An example overview display is shown in Fig. 23. 
To be useful, the configuration control system must be supported by virtually all of the technical 
groups responsible for the accelerator. This is a difficult mandate, often made impossible by a lack of 
quality tools to interact with the database. A successful system relies on tools that are easily used by 
anyone in the organization who produces or maintains configuration data. The task of producing these 
tools and championing their use is arguably the most difficult aspect of deploying and maintaining a 




Fig. 22: Schema of the SNS device database (courtesy J. D. Purcell) 
 
 
Fig. 23: Overview display of SNS linac RF status 
Figure 24 shows one user interface to the SNS global database. This tool supports reviewing, 




– Who made the change 
– When the change was  made 
– Why the change was made 
Configuration files consist of structure and data. Structure (collections of properties that 
describe the device) is typically common across devices of a specific type (beam current monitors for 
example). Data typically varies for each device and represents the values for a device’s properties. By 
convention, structure is associated with a configuration’s major version number and data is associated 
with the minor version number. 
 
Fig. 24: User interface to a configuration control system (courtesy T. Pelaia) 
10 System integration and remote debugging 
When developing and testing a device on the bench, an engineer can employ all of the rich vendor-
supplied tools. After the device is installed in the field, physical access may be limited and a revised 
toolkit must be employed for integration and in situ debugging. Normally, system experts begin this 
process by vertically integrating each device, from the beam-line hardware up through the layers of 
the control system.  Horizontal integration follows and addresses coupling and dependencies between 
devices and systems.  
Figure 25 shows the tools developed for vertical integration and testing of RHIC 
instrumentation. The left side of the diagram shows the standard control system from Layer 0 on the 
bottom to Layer 3 on the top. The right side shows the high-level application used by system engineers 
and its connections at various points along the vertical data-flow path. The engineering application  — 
ideally based on the bench testing tools — communicates via the control system network so that it can 
be used anywhere in the facility, from a laptop adjacent to the device under test, to a console in the 
control room. In the RHIC case, these communications rely on Snap, a custom protocol that had one 
primary design constraint: it should be so simple that a programmer could implement and test it on 
virtually any platform in one weekend. This allows the engineer to use nearly any programmable tool 
for the automation of the engineering application. LabVIEW, Matlab, C++, Java, and various scripting 
languages can all be supported. The two upper layer protocol translators (Snap-cdev and Snap-ADO) 
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can run on the same computer that hosts the engineering application, or can be run on a separate 
server. Snap-memory runs as a VXWorks process in the Layer 1 front-end computers. 
  
Fig. 25: Tools used for vertical integration and testing 
Debugging at Layer 0 was accomplished at RHIC by reading and writing VME memory 
locations that mapped directly to the low-level device registers. In many devices, these registers reside 
in memory that is shared by the control system processor and the signal processing system. An 
example of device register definitions is shown in Fig. 26. This snapshot is taken from the SNS LLRF 
documentation.  As an alternative, some systems make JTAG or other debugging ports accessible 
from the network via an IOC. The engineering application can set raw configuration data and acquire 
waveforms directly from a digitizer’s buffers. The raw waveforms can be compared to filtered results 
to demonstrate proper behaviour of the signal processing system. Typically, the operating system at 
Layer 1 also provides similar access from the console. Figure 27 demonstrates access to a DDS 
frequency register, whose functionality and address (22 in hexadecimal) was defined in Fig. 26. In 
Fig. 28, an EPICS screen provides a graphic interface to the same register. 
 




Fig. 27: SNS LLRF register access via the console (courtesy K. Kasimer) 
 
Fig. 28: Register access over the network via EPICS screen (courtesy K. Kasimer) 
At RHIC, Layer 1 functionality is provided by Accelerator Device Objects (ADOs). At this 
layer, data might be time-stamped and undergo a conversion to engineering units. Debugging at this 
layer is accomplished by allowing the engineering software to communicate with the front end via the 
Snap-ADO protocol translator. As previously mentioned, EPICS-based systems use IOCs at Layer 1 
and communicate via Channel Access. Channel access client libraries are now available on a wide 
variety of platforms and accessible by most engineering tools. Keeping with the SNS LLRF example, 




Fig. 29: Register interface in engineering units (courtesy K. Kasimer) 
At the time of RHIC construction, some of the middleware at Layer 2 used the cdev protocol. 
This was also supported by a translator and allowed the engineering applications and physics 
applications access to the same managers. Arrays of values from multiple devices could be analysed in 
the engineering applications primarily to check for proper correlation. 
11 Implementation choices 
Although this course focused on the two most popular implementations of signal processing systems, 
they are among a wide variety of options. The following list is ordered from the highest-level 
implementations (those that trade performance for flexibility and rapid development) to low-level 
implementations (those that accept many tradeoffs to achieve higher performance). 
– Human 
– Commercial/scripted at high level 
– High-level application (typically multi-user OS) 
– Low-level application (typically RTOS target) 




The tradeoff between performance and rapid development is evident in the 1997 benchmark 
results shown in Fig. 30.  Even 10 years ago, FPGA implementations based on distributed arithmetic 
were faster than general-purpose processors, which were in turn faster than high-level 
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implementations. However, the implementation time varied widely, from a few minutes in LabVIEW 
to several days for the FPGA [24]. 
 
 
Fig. 30: Benchmark results for the signal processing kernel from the RHIC BPM system 
For a recent example, consider the implementation choices made in the development of the SNS 
LLRF systems [25]. In order from the highest level to the lowest, this implementation included the 
following blend of technologies from the EPICS control system toolkit and the RF and digital 
engineers’ toolkit: 
– Matlab provided an environment for algorithm test and development. These algorithms were 
eventually deployed at lower levels. 
– Extensible Display Manager (EDM) screens provided the user interface. The display manager 
includes an editing mode to place labels, numerical indicators, meters, graphs and other objects 
on a screen. These objects can be connected to process variables to allow live updates to and 
from the IOCs. Important features of this editing process are that it results in a text-based 
configuration file  and does not require code development. An example EDM screen was shown 
in Fig. 29. 
– The IOC uses the EPICS state machine tool for automation and the runtime database for data 
flow. The state machine tool, also called a sequencer, was used for tasks that required response 
times of 100 ms or longer. It can run on the host as well as on the IOC, and has the advantage 
that the sequences can be started, stopped, and updated without a reboot. Standard EPICS 
record processing achieved response times down to a few milliseconds. 
– C/C++ code was used when higher performance was required, for example, in complex pulse-
by-pulse algorithms. Code complexity as measured by lines of code (LOC) increases when 
algorithms are converted from higher to lower level implementations. In 2007, several SNS 
LLRF algorithms were converted from sequencer code and database records to C++. Figure 31 
shows the resulting increase in lines of code. 
– Local feedback loops with a 40 MHz sample rate were implemented in Verilog, VHDL, and 
AHDL. 
– The analog front end was made as simple as possible by directly sampling the IF signal to 




Fig. 31: Increased lines of code resulting from performance optimization in 2007 
As is typical in accelerator applications, LLRF requirements evolve through commissioning and 
operations, so choices tended to be biased toward the options that allowed flexibility and rapid 
development. Algorithms were first developed in Matlab, and then implemented on the IOC using 
standard EPICS tools. Only if necessitated by performance requirements, were the functions 
implemented in C++ or ultimately, within the FPGA. 
Commercial tools like Matlab and LabVIEW have long been used for algorithm development 
and bench testing. Vendors also supply integrated solutions that support FPGAs as a target. 
Alternatively, signal processing applications have been deployed by simply relying on the Matlab or 
LabVIEW runtime environments. Matlab is typically deployed at Level 2, with the ALS slow-orbit 
feedback system being a good example. The script for this is shown in Fig. 32 and demonstrates the 
simplification that results from utilizing Matlab’s rich mathematical functions. LabVIEW has been 
deployed at Levels 0 and 1 with SNS beam diagnostics being the largest example. Integration with the 
EPICS IOC software is accomplished by using shared memory libraries as shown in Fig. 33. 
 




Fig. 33: Architecture of a LabVIEW-based signal processing system (courtesy W. Blokland) 
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